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Abstract
We study properties of relational structures such as graphs that are decided by fam-
ilies of Boolean circuits. Circuits that decide such properties are necessarily invariant
to permutations of the elements of the input structures. We focus on families of circuits
that are symmetric, i.e., circuits whose invariance is witnessed by automorphisms of
the circuit induced by the permutation of the input structure. We show that the ex-
pressive power of such families is closely tied to definability in logic. In particular, we
show that the queries defined on structures by uniform families of symmetric Boolean
circuits with majority gates are exactly those definable in fixed-point logic with count-
ing. This shows that inexpressibility results in the latter logic lead to lower bounds
against polynomial-size families of symmetric circuits.
1 Introduction
A property of graphs on n vertices can be seen as a Boolean function which takes as inputs
the
(
n
2
)
potential edges (each of which can be 0 or 1) and outputs either 0 or 1. For the
function to really determine a property of the graph, as opposed to a function of a particular
presentation of it, the function must be invariant under re-ordering the vertices of the graph.
That is, permuting the
(
n
2
)
inputs according to some permutation of [n] leaves the value
of the function unchanged. We call such Boolean functions invariant. Note that this does
not require the Boolean function to be invariant under all permutations of its inputs, which
would mean that it was entirely determined by the number of inputs that are set to 1.
The interest in invariant functions arises in the context of characterising the properties
of finite relational structures (such as finite graphs) that are decidable in polynomial time.
It is a long-standing open problem in descriptive complexity to give a characterisation of
the polynomial-time properties of finite relational structures (or, indeed, just graphs) as the
classes of structures definable in some suitable logic (see, for instance, [6, Chapter 11]). It
is known that fixed-point logic FP and its extension with counting FPC are strictly less
expressive than deterministic polynomial time P [2].
It is easy to see that every polynomial-time property of graphs is decided by a P-uniform
family of polynomial-size circuits that are invariant in the sense above. On the other hand,
when a property of graphs is expressed in a formal logic, it gives rise to a family of circuits
that is explicitly invariant or symmetric. By this we mean that its invariance is witnessed
by the automorphisms of the circuit itself. For instance, any sentence of FP translates into a
polynomial-size family of symmetric Boolean circuits, while any sentence of FPC translates
into a polynomial-size family of symmetric Boolean circuits with majority gates.
∗A short version of this paper is to appear in the proceedings of STACS 2014.
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Concretely, a circuit Cn consists of a directed acyclic graph whose internal gates are
marked by operations from a basis (e.g., the standard Boolean basis Bstd := {AND, OR, NOT}
or the majority basis Bmaj = Bstd∪{MAJ}) and input gates which are marked with pairs of
vertices representing potential edges of an n-vertex input graph. Such a circuit is symmetric
if Cn has an automorphism π induced by each permutation σ of the n vertices, i.e., π moves
the input gates of Cn according to σ and preserves operations and wiring of the internal
gates of Cn. Clearly, any symmetric circuit is invariant.
Are symmetric circuits a weaker model of computation than invariant circuits? We
aim at characterising the properties that can be decided by uniform families of symmetric
circuits. Our main result shows that, indeed, any property that is decided by a uniform
polynomial-size family of symmetric majority circuits can be expressed in FPC.
Theorem 1. A graph property is decided by a P-uniform polynomial-size family of sym-
metric majority circuits if, and only if, it is defined by a fixed-point with counting sentence.
A consequence of this result is that inexpressibility results that have been proved for
FPC can be translated into lower bound results for symmetric circuits. For instance, it
follows (using [3]) that there is no polynomial-size family of symmetric majority circuits
deciding 3-colourability or Hamiltonicity of graphs.
We also achieve a characterisation similar to Theorem 1 of symmetric Boolean circuits.
Theorem 2. A graph property is decided by a P-uniform polynomial-size family of sym-
metric Boolean circuits if, and only if, it is defined by a fixed-point sentence interpreted in
G⊕〈[n],≤〉, i.e., the structure that is the disjoint union of an n-vertex graph G with a linear
order of length n.
Note that symmetric majority circuits can be transformed into symmetric Boolean cir-
cuits. But, since FP, even interpreted over G ⊕ 〈[n],≤〉, is strictly less expressive than FPC,
our results imply that any such translation must involve a super-polynomial blow-up in size.
Similarly, our results imply with [2] that invariant Boolean circuits cannot be transformed
into symmetric circuits (even with majority gates) without a super-polynomial blow-up in
size. On the other hand, it is clear that symmetric majority circuits can still be translated
into invariant Boolean circuits with only a polynomial blow-up.
Support. The main technical tool in establishing the translation from uniform families of
symmetric circuits to sentences in fixed-point logics is a support theorem (stated informally
below) that establishes properties of the stabiliser groups of gates in symmetric circuits.
We say that a set X ⊆ [n] supports a gate g in a symmetric circuit C on an n-element
input structure if every automorphism of C that is generated by a permutation of [n] fixing
X also fixes g. It is not difficult to see that for a family of symmetric circuits obtained
from a given first-order formula φ there is a constant k such that all gates in all circuits
of the family have a support of size at most k. To be precise, the gates in such a circuit
correspond to subformulas ψ of φ along with an assignment of values from [n] to the free
variables of ψ. The set of elements of [n] appearing in such an assignment forms a support
of the gate and its size is bounded by the number of free variables ψ. Using the fact that any
formula of FP is equivalent, on structures of size n, to a first-order formula with a constant
bound k on the number of variables and similarly any formula of FPC is equivalent to a
first-order formula with majority quantifiers (see [8]) and a constant bound on the number
of variables, we see that the resulting circuits have supports of constant bounded size. Our
main technical result is that the existence of supports of bounded size holds, in fact, for all
polynomial-size families of symmetric circuits. In its general form, we show the following
theorem in Section 3 via an involved combinatorial argument.
Theorem 3 (Informal Support Thm). Let C be a symmetric circuit with s gates over a
graph of size n. If n is sufficiently large and s is sub-exponential in n, then every gate in C
has a support of size O
(
log s
logn
)
.
2
In the typical instantiation of the Support Theorem the circuit C contains a polynomial
number of gates s = poly(n) and hence the theorem implies that every gate has a support
that is bounded in size by a constant. The proof of the Support Theorem mainly relies on
the structural properties of symmetric circuits and is largely independent of the semantics
of such circuits; this means it may be of independent interest for other circuit bases and in
other settings.
Symmetric Circuits and FP. In Section 4 we show that each polynomial-size family C of
symmetric circuits can be translated into a formula of fixed-point logic. If the family C is
P-uniform, by the Immerman-Vardi Theorem [11, 7] there is an FP-definable interpretation
of the circuit Cn in the ordered structure 〈[n],≤〉. We show that the support of a gate is
computable in polynomial time, and hence we can also interpret the support of each gate
in 〈[n],≤〉. The circuit Cn can be evaluated on an input graph G by fixing a bijection
between [n] and the universe U of G. We associate with each gate of g of Cn the set of those
bijections that cause g to evaluate to 1 on G. This set of bijections admits a compact (i.e.,
polynomial-size) representation as the set of injective maps from the support of g to U . We
show that these compact representations can be inductively defined by formulas of FP, or
FPC if the circuit also admits majority gates.
Thus, we obtain that P-uniform family of symmetric Boolean circuits can be translated
into formulas of FP interpreted in G combined with a disjoint linear order 〈[|G|],≤〉, while
families containing majority gates can be simulated by sentences of FPC. The reverse con-
tainment follows using classical techniques. As a consequence we obtain the equivalences
of Theorems 1 & 2, and a number of more general results as this sequence of arguments
naturally extends to: (i) inputs given as an arbitrary relational structure, (ii) outputs defin-
ing arbitrary relational queries, and (iii) non-uniform circuits, provided the logic is allowed
additional advice on the disjoint linear order.
Related Work. We note that the term “symmetric circuit” is used by Denenberg et al. in
[5] to mean what we call invariant circuits. They give a characterisation of first-order defin-
ability in terms of a restricted invariance condition, namely circuits that are invariant and
whose relativisation to subsets of the universe remains invariant. Our definition of symmet-
ric circuits follows that in [9] where Otto describes it as the “natural and straightforward
combinatorial condition to guarantee generic or isomorphism-invariant performance.” He
then combines it with a size restriction on the orbits of gates along with a strong uniformity
condition, which he calls “coherence”, to give an exact characterisation of definability in
infinitary logic. A key element in his construction is the proof that if the orbits of gates in
such a circuit are polynomially bounded in size then they have supports of bounded size.
We remove the assumption of coherence from this argument and show that constant size
supports exist in any polynomial-size symmetric circuit. This requires a generalisation of
what Otto calls a “base” to supporting partitions. See Section 6 for more discussion of
connections with prior work.
2 Preliminaries
Let [n] denote the set of positive integers {1, . . . , n}. Let SymS denote the group of all
permutations of the set S. When S = [n], we write Symn for Sym[n].
2.1 Vocabularies, Structures, and Logics
A relational vocabulary (always denoted by τ) is a finite sequence of relation symbols
(Rr11 , . . . , R
rk
k ) where for each i ∈ [k] the relation symbol Ri has an associated arity ri ∈ N.
A τ-structure A is a tuple 〈A,RA1 , . . . , RAk 〉 consisting of (i) a non-empty set A called the
universe of A, and (ii) relations RAi ⊆ Ari for i ∈ [k]. Members of the universe A are called
elements of A. A multi-sorted structure is one whose universe is given as a disjoint union of
several distinct sorts. Define the size of a structure |A| to be the cardinality of its universe.
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All structures considered in this paper are finite, i.e., their universes have finite cardinality.
Let fin[τ ] denote the set of all finite τ -structures.
First-Order and Fixed-Point Logics. Let FO(τ) denote first-order logic with respect to the
vocabulary τ . The logic FO(τ) is the set of formulas whose atoms are formed using the
relation symbols in τ , an equality symbol =, an infinite sequence of variables (x, y, z . . .),
and that are closed under the Boolean connectives (∧ and ∨), negation (¬), and universal
and existential quantification (∀ and ∃). Let fixed-point logic FP(τ) denote the extension
of FO(τ) to include an inflationary fixed-point operator ifp. Assume standard syntax and
semantics for FO and FP (see the textbook [6] for more background). For a formula φ write
φ(x) to indicate that x is the tuple of the free variables of φ. For a logic L, a formula
φ(x) ∈ L(τ) with k free variables, A ∈ fin[τ ], and tuple a ∈ Ak write A |=L φ[a] to express
that the tuple a makes the formula φ true in the structure A with respect to the logic L.
We usually drop the subscript L and write A |= φ[a] when no confusion would arise.
Logics with Disjoint Advice. Let τarb be a relational vocabulary without a binary relation
symbol ≤. Let Υ : N → fin[τarb ⊎ {≤2}] be an advice function, where for n ∈ N, Υ(n)
has universe {0, 1, . . . , n} naturally ordered by ≤. For a logic L, typically FO or FP, let
(L + Υ)(τ) denote the set of formulas of L(τ ′) where τ ′ := τ ⊎ τarb ⊎ {≤2} and τ is a
vocabulary disjoint from τarb ⊎ {≤2}. For a structure A ∈ fin[τ ] define the semantics of
φ ∈ (L + Υ)(τ) to be A |=(L+Υ) φ iff AΥ |=L φ, where AΥ := A ⊕ Υ(|A|) is the multi-
sorted τ ′-structure formed by taking the disjoint union of A with a structure coding a linear
order of corresponding cardinality endowed with interpretations of the relations in τarb. The
universe of the multi-sorted structure AΥ is written as A ⊎ {0, 1, . . . , |A|}; refer to A as the
point sort ofAΥ and to {0, 1, . . . , |A|} as the number sort of AΥ. We are primarily interested
in the special case when τarb is empty and hence Υ(|A|) = 〈{0, 1, . . . , |A|},≤〉 is simply a
linear order. Denote formulas of this logic by (L+≤)(τ) and extended structures by A≤ to
emphasise the disjoint linear order.
Let FPC(τ) denote the extension of (FP+≤)(τ) with a counting operator #x where x is
a point or number variable. For a structure A ∈ fin[τ ] and a formula φ(x) ∈ FPC(τ), #xφ(x)
is a term denoting the element in the number sort corresponding to |{a ∈ A | A |= φ[a]}|.
See [6, Section 8.4.2] for more details. Finally, we consider the extension of fixed-point logic
with both advice functions and counting quantifiers (FPC +Υ)(τ).
Using k-tuples of number variables, it is possible in FP + ≤ and FPC to represent
numbers up to nk and perform arithmetic operations on them. We omit details but use
such constructions freely.
2.2 Symmetric and Uniform Circuits
A Boolean basis (always denoted by B) is a finite set of Boolean functions from {0, 1}∗ to
{0, 1}. We consider only bases containing symmetric functions, i.e., for all f ∈ B, f(x) =
f(y) for all n ∈ N and x, y ∈ {0, 1}n with the same number of ones. The standard Boolean
basis Bstd consists of unbounded fan-in AND, OR, and unary NOT operators. The majority
basis Bmaj extends the standard basis with an operator MAJ which is one iff the number of
ones in the input is at least the number of zeroes.
Definition 4 (Circuits on Structures). A Boolean (B, τ)-circuit C with universe U com-
puting a q-ary query Q is a structure 〈G,W,Ω,Σ,Λ〉.
• G is a set called the gates of C. The size of C is |C| := |G|.
• W ⊆ G×G is a binary relation called the wires of the circuit. We require that (G,W )
forms a directed acyclic graph. Call the gates with no incoming wires input gates,
and all other gates internal gates. Gates h with (h, g) ∈ W are called the children of
g.
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• Ω is an injective function from U q to G. The gates in the image of Ω are called the
output gates. When q = 0, Ω is a constant function mapping to a single output gate.
• Σ is a function from G to B ⊎ τ ⊎ {0, 1} which maps input gates into τ ⊎ {0, 1} with
|Σ−1(0)|, |Σ−1(1)| ≤ 1 and internal gates into B. Call the input gates marked with a
relation from τ relational gates and the input gates marked with 0 or 1 constant gates.
• Λ is a sequence of injective functions (ΛR)R∈τ where for each R ∈ τ , ΛR maps each
relational gate g with R = Σ(g) to ΛR(g) ∈ U r where r is the arity of R. Where no
ambiguity arises, we write Λ(g) for ΛR(g).
Let C be a Boolean (B, τ)-circuit with universe U , A ∈ fin[τ ] with |A| = |U |, and
γ : A → U be a bijection. Let γA denote the τ -structure over the universe U obtained by
relabelling the universe of A according to γ. Recursively evaluate C on γA by determining
a value C[γA](g) for each gate g: (i) a constant gate evaluates to the bit given by Σ(g), (ii)
a relational gate evaluates to 1 iff γA |= Σ(g)(Λ(g)), and (iii) an internal gate evaluates to
the result of applying the Boolean operation Σ(g) to the values for g’s children. C defines
the q-ary query Q ⊆ Aq where a ∈ Q iff C[γA](Ω(γa)) = 1.
Definition 5 (Invariant Circuit). Let C be a (B, τ)-circuit with universe U computing a
q-ary query. The circuit C is invariant if for every A ∈ fin[τ ] with |A| = |U |, a ∈ Aq, and
bijections γ1, γ2 from A to U , C[γ1A](Ω(γ1a)) = C[γ2A](Ω(γ2a)).
Invariance indicates that C computes a property of τ -structures which is invariant to
presentations of the structure. Moreover, for an invariant circuit C only the size of U
matters and we often write C = Cn to emphasise that Cn has a universe of size n. A family
C = (Cn)n∈N of invariant (B, τ)-circuits naturally computes a q-ary query on τ -structures.
When q = 0 the family computes a Boolean property of structures. We now discuss a
structural property of circuits called symmetry that implies invariance.
Symmetric Circuits. Permuting a circuit’s universe may induce automorphisms of the
circuit.
Definition 6 (Induced Automorphism). Let C = 〈G,W,Ω,Σ,Λ〉 be a (B, τ)-circuit with
universe U computing a q-ary query. Let σ ∈ SymU . If there is a bijection π from G to G
such that
• for all gates g, h ∈ G, W (g, h) iff W (π(g), π(h)),
• for all output tuples x ∈ U q, πΩ(x) = Ω(σ(x)),
• for all gates g ∈ G, Σ(g) = Σ(π(g)), and
• for each relational gate g ∈ G, σΛ(g) = Λ(π(g)),
we say σ induces the automorphism π of C.
The principle goal of this paper is to understand the computational power of circuit
classes with the following type of structural symmetry.
Definition 7 (Symmetric). A circuit C with universe U is called symmetric if for every
permutation σ ∈ SymU , σ induces an automorphism of C.
It is not difficult to see that, for a symmetric circuit C, there is a homomorphism
h : SymU → Aut(C) (where Aut(C) denotes the automorphism group of C) such that h(σ)
is an automorphism induced by σ. As long as some element of U appears in the label of some
input gate of C, h is an injective homomorphism. Henceforth we assume that this is always
the case as otherwise C has no relational inputs and computes a constant function. Circuits
where the homomorphism is not also surjective introduce artifacts into our arguments. To
avoid this we require the circuits we consider to be rigid.
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Definition 8 (Rigid). Let C = 〈G,W,Ω,Σ,Λ〉 be a (B, τ)-circuit with universe U . Call
C rigid if there do not exist distinct gates g, g′ ∈ G with Σ(g) = Σ(g′), Λ(g) = Λ(g′),
Ω−1(g) = Ω−1(g′), and for every g′′ ∈ G, W (g′′, g) iff W (g′′, g′).
To show that for rigid symmetric circuits C, any injective homomorphism from SymU to
Aut(C) is surjective, it suffices to show that each σ ∈ SymU induces a unique automorphism
in Aut(C).
Proposition 9. Let C be a rigid circuit with universe U , and σ ∈ SymU . If σ induces an
automorphism of C, that automorphism is unique.
We defer the proof of this proposition to Section 4.1 were we also show that symmetric
circuits can be transformed into equivalent rigid symmetric circuits in polynomial time, and
hence show that rigidity can be assumed of circuits without loss of generality in our setting.
For a rigid symmetric circuit C, the group of automorphisms of C is exactly SymU acting
faithfully. We shall therefore abuse notation and use these interchangeably. In particular,
we shall write σg to denote the image of a gate g in C under the action of the automorphism
induced by a permutation σ in SymU .
An examination of the definitions suffices to show that symmetry implies invariance.
In symmetric circuits it is useful to consider those permutations which induce automor-
phisms that fix gates. Let P be a partition of a set U . Let the pointwise stabiliser of P
be StabU (P) := {σ ∈ SymU | ∀P ∈ P , σP = P}, and similarly define the setwise stabiliser
StabU{P} := {σ ∈ SymU | ∀P ∈ P , σP ∈ P}. For a gate g in a rigid symmetric circuit C
with universe U , let the stabiliser of g be StabU (g) := {σ ∈ SymU | σ(g) = g}, and let the
orbit of g under the automorphism group Aut(C) of C be Orb(g) := {πg | π ∈ Aut(C)}. In
each case, when U = [n], we write Stabn instead of Stab[n].
Uniform Circuits. One natural class of circuits are those with polynomial-size descriptions
that can be generated by a deterministic polynomial-time machine.
Definition 10 (P and P/poly-Uniform). A (B, τ)-circuit family C = (Cn)n∈N computing a
q-ary query is P/poly-uniform if there exists an integer t ≥ q and function Υ : N→ {0, 1}∗
which takes an integer n to a binary string Υ(n) such that |Υ(n)| = poly(n), and Υ(n)
describes1 the circuit Cn whose gates are indexed by t-tuples of {0, 1, . . . , n}, inputs are
labelled by t-tuples of [n], and outputs are labelled by q-tuples of [n]. Moreover, if there
exists a deterministic Turing machine M that for each integer n computes Υ(n) from 1n in
time poly(n) call C P-uniform.
Note that such uniform families implicitly have polynomial size. It follows from the
Immerman-Vardi Theorem [11, 7] that any P-uniform family C = (Cn)n∈N of circuits
is definable by an FP interpretation in the sense that there is a sequence of formulas
(φG, φW , φΩ, (φs)s∈B⊎τ⊎{0,1}, (φΛR)R∈τ ) which, interpreted in the structure 〈[n],≤〉, de-
scribes the circuit Cn = 〈G,W,Ω,Σ,Λ〉, with
• G ⊆ [n]t such that g ∈ G iff 〈[n],≤〉 |= φG[g].
• For all g, g′ ∈ G and W (g, g′) iff 〈[n],≤〉 |= φW [g, g′].
• For all g ∈ G and a ∈ [n]q, Ω(a) = g iff 〈[n],≤〉 |= φΩ[a, g].
• For all g ∈ G and s ∈ B ⊎ τ ⊎ {0, 1}, Σ(g) = s iff 〈[n],≤〉 |= φs[g].
• For all relational gates g ∈ G and a ∈ [n]r, ΛR(g) = a iff 〈[n],≤〉 |= φΛ[g, a], where r
is the arity of R = Σ(g).
1Formally one must define a particular way of encoding circuits via binary strings. However, since the
details of the representation are largely irrelevant for our purposes we omit them.
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More generally, if C = (Cn)n∈N is a P/poly-uniform family of circuits, there is an (FP+Υ)-
definable interpretation of Cn in AΥ for a suitable advice function Υ.
Over ordered structures neither P-uniform nor P/poly-uniform circuits need compute
invariant queries as their computation may implicitly depend on the order associated with
[n]. To obtain invariance for such circuits we assert symmetry. The next section proves a
natural property of symmetric circuits that ultimately implies that symmetric P-uniform
circuits coincide with FP definitions on the standard and majority bases.
3 Symmetry and Support
In this section we analyse the structural properties of symmetric circuits. We begin with a
formal definition of support.
Definition 11 (Support). Let C be a rigid symmetric circuit with universe U and let g be
a gate in C. A set X ⊆ U supports g if, for any permutation σ ∈ SymU such that σx = x
for all x ∈ X, we have σg = g (i.e., σ ∈ StabU (g)).
In this section we show how to associate supports of constant size in a canonical way
to all gates in any rigid symmetric circuit of polynomial size. Indeed, our result is more
general as it associates moderately growing supports to gates in circuits of sub-exponential
size. As a preliminary to the proof, we introduce, in Section 3.1, the more general notion of
a supporting partition for a permutation group. We show how to associate a canonical such
supporting partition with any permutation group G and obtain bounds on the size of such
a partition based on the index of G in the symmetric group. These results are then used in,
Section 3.2, to bound the size of partitions supporting stabiliser groups of gates based on
the size of the circuit, proving our main technical result—the Support Theorem.
3.1 Supporting Partitions
The notion of a supporting partition generalises the notion of a support of a gate by replacing
the set with a partition and the stabiliser group of the gate with an arbitrary permutation
group.
Definition 12 (Supporting Partition). Let G ⊆ SymU be a group and P a partition of U .
We say that P is a supporting partition of G if StabU (P) ⊆ G.
For intuition consider two extremes. When G has supporting partition P = {U}, it
indicates G = SymU . Saying that G has supporting partition P = {{u1}, {u2}, . . . , {u|U|}}
indicates only that G contains the identity permutation, which is always true.
A natural partial order on partitions is the coarseness relation, i.e., P ′ is as coarse as P ,
denoted P ′ ⊇ P , if every part in P is contained in some part of P ′. For two partitions P
and P ′, there is a most refined partition that is as coarse as either partition:
Definition 13. Let P ,P ′ be partitions of U . Define a binary relation ∼ on U : u1 ∼ u2
iff there exists P ∈ P ∪ P ′ such that u1, u2 ∈ P . Let E(P ,P ′) denote the partition of U
corresponding to the equivalence classes of U under the transitive closure of ∼.
Now it is easy to show that E preserves supporting partitions (the proof is similar to
that of (*) on page 379 of [9]).
Proposition 14. Let G ⊆ SymU be a group and P ,P ′ be supporting partitions of G. Then
E(P ,P ′) is also a supporting partition of G.
Proof. Let E := E(P ,P ′) = {E1, . . . , Em}. Suppose σ ∈ Stab(E) and we now show that
σ ∈ G. Because the parts Ei are disjoint write σ as σ1 · · ·σm where σi ∈ SymEi (i.e., it
permutes only the elements of Ei). Indeed each σi may be written as a sequence of trans-
positions of elements in Ei. Thus it suffices to show that each transposition (uu
′) with
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u, u′ ∈ Ei can be written as a sequence of permutations in Stab(P) ∪ Stab(P ′) ⊆ G.
Since u, u′ ∈ Ei there is a sequence of elements of u1, . . . , uℓ with u1 = u, uℓ = u′
and uj ∼ uj+1 for j ∈ [ℓ − 1] witnessing the path from u to u′. By the definition
of ∼, for each j ∈ [ℓ − 1] there is P ∈ P ∪ P ′ such that uj, uj+1 ∈ P and there-
fore (ujuj+1) is a transposition in Stab(P) ∪ Stab(P ′). Conclude that the transposition
(uu′) = (u1uℓ) = (u1u2)(u2u3) · · · (uℓ−2uℓ−1)(uℓ−1uℓ)(uℓ−2uℓ−1) · · · (u1u2) is a sequence of
transpositions from Stab(P) ∪ Stab(P ′) and the proof is complete.
This implies that each permutation group has a unique coarsest partition that supports
it.
Lemma 15. Each permutation group G ⊆ SymU has a unique coarsest supporting partition.
Proof. Suppose G has two distinct coarsest partitions P ,P ′ of the universe U that support
it, then Proposition 14 implies that the coarser partition E(P ,P ′) also supports G. This is
a contradiction.
We write SP(G) for the unique coarsest partition supporting G. For a partition P of U
and a permutation σ ∈ SymU , we write σP for the partition {σP | P ∈ P}. Note that this
commutes with the operation E , so σE(P ,P ′) = E(σP , σP ′). The next lemma shows how
supporting partitions are affected by the conjugacy action of SymU .
Lemma 16. If P is a partition supporting a group G, then for any σ ∈ SymU , σP supports
the group σGσ−1.
Proof. Let π ∈ StabU (σP) and let P be a part in P , then:
(σ−1πσ)P = (σ−1π)(σP ) = σ−1σP = P,
where the second equality follows from the fact that π fixes σP . Thus, σ−1πσ fixes P
pointwise, therefore σ−1πσ ∈ G and hence π ∈ σGσ−1.
This indicates how the unique coarsest supporting partition of a group translates under
conjugation.
Lemma 17. For any G ⊆ SymU and any σ ∈ SymU , σSP(G) = SP(σGσ−1).
Proof. Immediate from Lemma 16 and the fact that the action of E commutes with σ.
We conclude that any group G is sandwiched between the pointwise and setwise stabilis-
ers of SP(G).
Lemma 18. For any group G ⊆ SymU , we have StabU (SP(G)) ⊆ G ⊆ StabU{SP(G)}.
Proof. The first inclusion is by definition of supporting partitions. For the second, note that
if σ ∈ G, then σGσ−1 = G. Then, by Lemma 17, σSP(G) = SP(G).
Note that these bounds need not be tight. For example, if G is the alternating group on
U (or, indeed, any transitive, primitive subgroup of SymU ), then SP(G) is the partition of
U into singletons. In this case, StabU (SP(G)) is the trivial group while StabU{SP(G)} is
all of SymU .
We now use the bounds given by Lemma 18, in conjunction with bounds on G to obtain
size bounds on SP(G). Recall that the index of G in SymU , denoted [SymU : G] is the
number of cosets of G in SymU or, equivalently,
|Sym
U
|
|G| . The next lemma says that if P is a
partition of [n] where the index of Stabn{P} in Symn is sufficiently small then the number
of parts in P is either very small or very big.
Lemma 19. For any ǫ and n such that 0 ≤ ǫ < 1 and logn ≥ 4ǫ , if P is a partition of [n]
with k parts, s := [Symn : Stabn{P}] and n ≤ s ≤ 2n
1−ǫ
, then min{k, n− k} ≤ 8ǫ log slogn .
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Proof. Let p1 ≤ p2 ≤ . . . ≤ pk be the respective sizes of the parts in P . Thus,
s =
n!
|Stabn{P}| ≥
1
k!
n!
p1!p2! · · · pk! . (1)
Observe that, if pi > 1, then p1!p2! · · · pk! ≤ p1!p2! · · · (pi − 1)! · · · (pk + 1)!. By repeatedly
applying this, we see that in the lower bound on s given by Equation (1), we can replace
p1!p2! · · · pk! by (n− (k − 1))!. Let k′ := min{k, n− k} and we have
s ≥ n!
k!(n− (k − 1))! =
1
n+ 1
(
n+ 1
k
)
≥ 1
n+ 1
(
n
k
)
≥ 1
n+ 1
(
n
k′
)
≥ 1
n+ 1
( n
k′
)k′
where the second inequality follows because
(
n
k
)
=
(
n
n−k
)
=
(
n
k′
)
, and the third inequality
follows from a simple combinatorial bound. Take the logarithm of both sides of the above
equation to get log s ≥ k′(logn − log k′) − log(n + 1). Using the fact that s ≥ n ≥ 2
(log n ≥ 4ǫ ≥ 4) then implies that
4 log s ≥ k′(logn− log k′), (2)
The definition of k′ implies that k′ ≤ n2 and logn−log k′ ≥ 1. Plugging this into Equation (2)
gives that 4 log s ≥ k′. Take the logarithm of this inequality and apply the upper bound on
s to determine that (1− ǫ) logn+2 ≥ log k′. Inserting this inequality back into Equation (2)
gives 4 log s ≥ k′(ǫ logn− 2). Since ǫ2 logn ≥ 2, conclude that k′ ≤ 8ǫ log slogn .
We use a similar argument to establish that, under the assumptions of the previous
lemma, when the number of parts in P is small, then the largest part is very big.
Lemma 20. For any ǫ and n such that 0 ≤ ǫ < 1 and log n ≥ 8ǫ2 , if P is a partition of [n]
with |P| ≤ n2 , s := [Symn : Stabn{P}] and n ≤ s ≤ 2n
1−ǫ
, then P contains a part P with at
least n− 33ǫ · log slog n elements.
Proof. The initial setup is the same as in the proof of Lemma 19. Let p1 ≤ p2 ≤ . . . ≤ pk
be the respective sizes of the parts in P and let S := ∑k−1i=1 pi. Our aim is to show that
S ≤ 33ǫ · log slogn . Denote the size of the second largest part by p := pk−1. We have
s =
n!
|Stabn{P}| ≥
1
k!
n!
p1!p2! · · · pk! . (3)
Let ℓ ∈ N be such that
ℓ ≤ k − 1, and k − 1 + ℓ(p− 1) ≤
k−1∑
i=1
pi = S. (4)
Provided P contains more than one part both ℓ ∈ {0, 1} satisfy Equation (4). We may
assume that p > 1 otherwise S ≤ |P| and we are done by Lemma 19. For any ℓ ≥ 1
satisfying Equation (4), redistributing weight from a pi to pj with i < j in a way similar to
the proof of Lemma 19 gives the following,
s ≥ 1
k!
n!
1! · · · 1!︸ ︷︷ ︸
k−1−ℓ times
p! · · · p!︸ ︷︷ ︸
ℓ times
(n− (k − 1− ℓ+ ℓp))! ≥
n!
(p!)ℓ(n− ℓ(p− 1) + 1)!
≥ (
n
e )
n
(e
√
p(pe )
p)ℓ(e
√
n(ne )
n−ℓ(p−1)+1)
=
nℓ(p−1)−3/2
pℓ(p+1/2)
eℓpen−ℓ(p−1)+1
eℓ+1en︸ ︷︷ ︸
=1
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where the third inequality follows from Stirling’s Formula, i.e., that for any x ≥ 2, (xe )x ≤
x! ≤ √2πx(xe )xe
1
12x ≤ e√x(xe )x. Take the logarithm of the above equation to determine
that
log s ≥
[
ℓ(p− 1)− 3
2
]
logn− ℓ
(
p+
1
2
)
log p (5)
= ℓ
(
p+
1
2
)
(logn− log p)− 3
2
(ℓ − 1) logn,
5
2
log s ≥ ℓp(logn− log p)− 3
2
ℓ logn ≥ p(logn− log p)− 3
2
logn, (6)
4 log s ≥ p(logn− log p) ≥ p, (7)
where Equation (6) follows from Equation (5) since s ≥ n and ℓ ≥ 1, and Equation (7)
follows from Equation (6) because p is the size of the second largest part of P and hence
p ≤ n2 and (logn− log p) ≥ 1. Take the logarithm of Equation 7 and use the bound on s to
determine that log p ≤ log log s + 2 ≤ (1 − ǫ) logn + 2. Plug this bound into Equation (6)
to get that 52 log s ≥ ℓp(ǫ logn − 2) − 32ℓ logn. Using ǫ2 logn ≥ 2 and dividing by logn,
5
2
log s
log n ≥ ℓ(pǫ2 − 32 ).
If pǫ4 ≥ 32 , then 10ǫ log slogn ≥ ℓp. For the largest value of ℓ, k−1+(ℓ+1)(p−1) ≥ S, and hence
k − 1 + 2ℓp ≥ S. Thus Lemma 19 implies that S ≤ 8+20ǫ log slog n . Otherwise p < 6ǫ and hence
log p ≤ 3− log ǫ. Plugging this into Equation (6) and using logn ≥ 8ǫ2 ≥ 2(3− log ǫ) ≥ 2 log p
gives 52 log s ≥ ℓ p−32 logn. If p ≥ 5, then recover 252ǫ log slog n ≥ ℓp and conclude S ≤ 8+25ǫ log slogn
analogously to before. Otherwise p ≤ 4, and S ≤ p(k − 1) ≤ 4 · 8ǫ log slogn by Lemma 19. Since
each case concluded that S ≤ 33ǫ log slogn the proof is complete.
3.2 Support Theorem
Here we leverage the two combinatorial lemmas of the last subsection to show that in
symmetric circuits of polynomial size, each gate has a small supporting partition, and hence
has a small support.
Let g be a gate in a symmetric circuit C over universe U , from now on, we abuse notation
and write SP(g) for SP(StabU (g)). Note that, if P is any part in SP(g), then U \ P is a
support of g in the sense of Definition 11. We write ‖SP(g)‖ to denote the smallest value of
|U \ P | over all parts P in SP(g). Also, let SP(C) denote the maximum of ‖SP(g)‖ over all
gates g in C.
By the orbit-stabiliser theorem, |Orb(g)| = [SymU : StabU (g)]. By Lemma 18, we have
that StabU (g) ⊆ StabU{SP(g)} and thus, if s is an upper bound on |Orb(g)|, s ≥ [SymU :
StabU (g)] ≥ [SymU : StabU{SP(g)}]. Then, by Lemma 20, g has a support of small size
provided that (i) s is sub-exponential, and (ii) SP(g) has fewer than n/2 parts. Thus, to
prove our main technical theorem, which formalises Theorem 3 from the introduction, it
suffices to show that if s is sufficiently sub-exponential, (ii) holds.
Theorem 21 (Support Theorem). For any ǫ and n with 23 ≤ ǫ ≤ 1 and n > 2
56
ǫ2 , if C is
a rigid symmetric circuit over universe U with |U | = n and s := maxg∈C |Orb(g)| ≤ 2n1−ǫ ,
then, SP(C) ≤ 33ǫ log slogn .
Proof. Suppose 1 ≤ s < n. C cannot have relational inputs, because each relational gate
must have an orbit of size at least n, so each gate of C computes a constant Boolean function.
The support of every gate g in C must be {U}, and hence 0 = ‖SP(g)‖ = SP(C). Therefore
assume s ≥ n.
To conclude the theorem from Lemma 20 it suffices to argue that for all gates g, |SP(g)| ≤
n
2 . Suppose g is a constant gate, then, because g is the only gate with its label, it is fixed
under all permutations and hence |SP(g)| = |{U}| = 1 < n2 . If g is a relational gate, then
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it is fixed by any permutation that fixes all elements appearing in Λ(g) and moved by all
others. Thus, SP(g) must contain singleton parts for each element of U in Λ(g) and a part
containing everything else. Thus, if |SP(g)| > n2 , SP(g) contains at least n2 singleton parts,
there is a contradiction using the bounds on s, n, and ǫ, s ≥ |Orb(g)| ≥ ‖SP(g)‖! ·( n‖SP(g)‖) ≥⌊
n
2
⌋
! ≥ 2⌊n4 ⌋ > 2n1−ǫ .
It remains to consider internal gates. For the sake of contradiction let g be a topologically
first internal gate such that SP(g) has more than n2 parts. Lemma 19 implies, along with
the assumptions on s, n, and ǫ, that n− |SP(g)| ≤ k′ :=
⌈
8
ǫ
log s
logn
⌉
≤ 14n1−ǫ < n2 .
Let H denote the children of g. Because g is a topologically first gate with |SP(g)| > n2 ,
for all h ∈ H , SP(h) has at most n2 parts. As before, we argue a contradiction with the
upper bound on s. This done by demonstrating that there is a set of gate-automorphism
pairs S = {(h, σ) | h ∈ H,σ ∈ SymU} that are: (i) useful – the automorphism moves the
gate out of the set of g’s children, i.e., σh 6∈ H , and (ii) independent – each child and its
image under the automorphism are fixed points of the other automorphisms in the set, i.e.,
for all (h, σ), (h′, σ′) ∈ S, σ′h = h and σ′σh = σh. Note that sets which are useful and
independent contain tuples whose gate and automorphism parts are all distinct. The set S
describes elements in the orbit of H with respect to SymU .
Claim 22. Let S be useful and independent, then |Orb(H)| ≥ 2|S|.
Proof. Let R be any subset of S. Derive an automorphism from R: σR :=
∏
(h,σ)∈R σ (since
automorphisms need not commute fix an arbitrary ordering of S).
Let R and Q be distinct subsets of S where without loss of generality |R| ≥ |Q|. Pick any
(h, σ) ∈ R\Q 6= ∅. Because S is independent σRh = σh and σQσh = σh. Since S is useful,
σh 6∈ H . Thus σh ∈ σRH , but σh 6∈ σQH . Hence σRH 6= σQH . Therefore each subset of S
can be identified with a distinct element in Orb(H) and hence |Orb(H)| ≥ 2|S|.
Thus to reach a contradiction it suffices to construct a sufficiently large set S of gate-
automorphism pairs. To this end, divide U into ⌊ |U|k′+2⌋ disjoint sets Si of size k′ + 2 and
ignore the elements left over. Observe that for each i there is a permutation σi which fixes
U\Si but σi moves g, because otherwise the supporting partition of g could be smaller
(n− (k′ + 2) + 1). Since g is moved by each σi and C is rigid, there must be an associated
child hi ∈ H with σihi 6∈ H . Thus let (hi, σi) be the gate-automorphism pair for Si, these
pairs are useful. Let Qi be the union of all but the largest part of SP(hi). Observe that
for any σ which fixes Qi pointwise σ also fixes both hi and σihi, simply by the definition of
support.
Define a directed graph K on the sets Si as follows. Include an edge from Si to Sj , with
i 6= j, if Qi∩Sj 6= ∅. An edge inK indicates a potential lack of independence between (hi, σi)
and (hj , σj), and on the other hand if there are no edges between Si and Sj, the associated
pairs are independent. Thus it remains to argue that K has a large independent set. This
is possible because the out-degree of Si in K is bounded by |Qi| = ‖SP(hi)‖ ≤ 33ǫ log slogn as
the sets Si are disjoint and Lemma 20 can be applied to hi. Thus the average total degree
(in-degree + out-degree) of K is at most 9k′. Greedily select a maximal independent set
in K by repeatedly selecting the Si with the lowest total degree and eliminating it and its
neighbours. This action does not effect the bound on the average total degree of K and
hence determines an independent set I in K of size at least
⌊ |U|k′+2⌋
9k′ + 1
≥ n− (k
′ + 2)
(9k′ + 1)(k′ + 2)
≥
n
2 − 1
9k′2 + 10k′ + 2
≥
7
16n
9k′2 + 10k′ + 2
≥ n
(7k′)2
where the first inequality follows by expanding the floored expression, the second follows
because k′ < n2 , the third follows from the lower bound on n, and the last follows because
k′ ≥ 1 as it is the ceiling of a positive non-zero quantity by definition.
11
Take S := {(hi, σi) | Si ∈ I}. By the argument above S is useful and independent. By
Claim 22, conclude that s ≥ |Orb(g)| ≥ |Orb(H)| ≥ 2|S| ≥ 2 n(7k′)2 . For ǫ ≥ 23 , s ≤ 2n
1−ǫ
,
and ǫ56 logn > 1 the following is a contradiction log s ≥ n · (56ǫ log slogn )−2 > n · (n1−ǫ)−2 =
n2ǫ−1 ≥ n1−ǫ. Thus |SP(g)| ≤ n2 for all g ∈ C and the proof is complete by Lemma 20.
Observe that when s is polynomial in n the support of a rigid symmetric circuit family
is asymptotically constant. This is the case for polynomial-size families.
Corollary 23. Let C be a polynomial-size rigid symmetric circuit family, then SP(C) =
O(1).
4 Translating Symmetric Circuits to Formulas
In this section, we deploy the support theorem to show that P-uniform families of symmetric
circuits can be translated into formulas of fixed-point logic. As a first step, we argue in Sec-
tion 4.1 that we can restrict our attention to rigid circuits, by showing that every symmetric
circuit can be converted, in polynomial time, into an equivalent rigid symmetric circuit. In
Section 4.2 we show that there are polynomial-time algorithms that will determine whether
a circuit is symmetric and, if so, compute for every gate its coarsest supporting partition
and therefore its canonical support. In Section 4.3 we give an inductive construction of a
relation that associates to each gate g of C a set of tuples that when assigned to the support
of g result in g being evaluated to true. This construction is turned into a definition in
fixed-point logic in Section 4.4.
4.1 Rigid Circuits
We first argue that rigid circuits uniquely induce automorphisms.
Proof of Proposition 9. Let σ ∈ SymU induce the automorphisms π, π′ of C. We show
πg = π′g for all gates g in C, and hence π = π′.
Observe that if g is an output gate, the image of g under any automorphism induced by σ
must be Ω(σΩ−1(g)), because Ω is a function, and hence πg = π′g is unique and completely
determined by σ. Therefore assume that g is not an output gate. We proceed by induction
on the height of g to show that πg = π′g.
In the base case g is an input gate. If g is a constant gate, g is the only constant gate of
its type and hence all automorphisms of C must fix it. If g is a relational gate, g is the only
relational gate with its type Σ(g) and label Λ(g) and it must map to the similarly unique
gate with type Σ(g) and tuple σΛ(g) and hence πg = πg′.
In the induction step g is an internal gate. By rigidity of C, g is unique for its children
and type. Moreover, by induction the children of g map in the same way under π and π′,
and hence the image of g must be the same in both automorphisms. Thus πg = π′g for all
gates of C.
To see that any symmetric circuit can be transformed in polynomial time into an equiv-
alent rigid symmetric circuit, observe that we can proceed inductively from the input gates,
identifying gates whenever they have the same label and the same set of children. This
allows us to establish the following lemma.
Lemma 24. Let C = 〈G,W,Ω,Σ,Λ〉 be a (B, τ)-circuit with universe U . There is a deter-
ministic algorithm which runs in time poly(|C|) and outputs a rigid (B, τ)-circuit C′ with
gates G′ = G such that for any g ∈ G, any input τ-structure A and any bijection γ from A
to U , C[γA](g) = C′[γA](g). Moreover, C′ is symmetric if C is.
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Proof. Partition the gates G into equivalence classes where gates in the same class have the
same labels, output markings, and children. If C is rigid every class has size one, otherwise
there is at least one class containing two gates.
Let E be a minimum height equivalence class containing at least two gates. Order the
gates in E: g1, g2, . . . , g|E|. For each gate f ∈ G\E, let cf denote the number of wires
from E to f , and note that cf ≤ |E|. For all gates in E remove all outgoing wires. For all
gates E\{g1}: (i) remove all input wires, and (ii) set their operation to AND. For each i,
1 ≤ i ≤ |E| − 1, add a wire from gi to gi+1. For each f ∈ G\E and i ∈ [|E|], add a wire
from gi to f if cf ≤ i. This completes the transformation of the gates in E.
We now argue that this does not effect the result computed at any gate g. First observe
that no output gates appear in E, because Ω is injective and hence each output gate must
be the sole member of its equivalence class. All gates in E originally had identical sets of
children and labels and hence they must have evaluated to the same value. The modifications
made do not change this property as g1 computes the value it originally would have, then
passes this value to the other gates in E, along a chain of single input AND gates. The
modifications to the outgoing wires of E insure that each gate that originally took input
from E has the same number of inputs from E (each with the same value) in the modified
circuit. Taken together this means that the result computed at any gate in the modified
circuit is the same as that computed at that gate in C.
We next argue that the local modification of E makes strict progress towards producing
a rigid circuit C′. The local modification of E can only change equivalence classes above E
because the changes to the output wires of E are the only thing that can possibly effect other
equivalence classes. After the modification all gates in E must be in singleton equivalence
classes because each gate in E is designed to have a unique set of children.
Greedily applying the above local modification simultaneously to all topologically min-
imal non-singleton equivalence classes of C, until none remain, produces a rigid circuit C′
that computes the same query as C, because, as we have just argued, equivalence classes
cannot grow as a result of this local modification. Moreover, this must happen after at most
|C| many local modifications, because the number of equivalence classes is at most |C|.
We now show that this transformation preserves symmetry. Suppose C is symmetric. Fix
any permutation σ ∈ SymU . Let π be an automorphism induced by σ on C. Observe that
any induced automorphism on C must map equivalence classes to equivalence classes because
labels and children are preserved. It is easy to translate π into an induced automorphism
of C′. Let E and E′ be two equivaluence classes such that πE = E′ where g1, . . . , g|E| and
g′1, . . . , g
′
|E′| are the ordering of the gates in E and E
′ in C′. It can be argued by induction
that mapping gi to g
′
i for all 1 ≤ i ≤ |E| = |E′| preserves all labels and wires and hence is
an induced automorphism of σ in C′. Since σ is arbitrary, we conclude that the resulting
circuit is symmetric.
The construction of equivalence classes and, indeed, the overall construction of C′ can be
easily implemented in time polynomial in |C| when given the circuit in a reasonable binary
encoding. Finally, as gates are only being rewired and relabelled, G = G′.
4.2 Computing Supports
By Lemma 24, we know that there is a polynomial-time algorithm that converts a circuit
into an equivalent rigid circuit while preserving symmetry. In this subsection we show how
to, in polynomial time, check whether the resulting circuit is symmetric, and if it is, compute
the support of each gate. To this end we first describe an algorithm for determining induced
automorphisms of a rigid circuit.
Lemma 25. Let C be a rigid (B, τ)-circuit with universe U and σ ∈ SymU . There is a
deterministic algorithm which runs in time poly(|C|) and outputs for each gate g ∈ G its
image under the automorphism π induced by σ, if it exists.
13
Proof. Process the gates of C recursively building up a mapping π. Compute the mapping
for the children of a gate g before determining the mapping for g. If at any point an image
for g cannot be located, halt and output that there is no induced automorphism.
Let g be a constant gate, then g is fixed under every automorphism. Let g be a relational
gate, then there is at most one gate g′ in C with Σ(g) = Σ(g′), σΛ(g) = Λ(g′), and
σΩ−1(g) = Ω−1(g′). If g′ exists, set πg to g′, otherwise halt with failure. Similarly, when g
is an internal gate use Λ, Ω, and the action of π on the children of G (via W ) to determine
a unique image of g, if it exists.
By Proposition 9 if σ induces an automorphism of C, it is unique and will be discovered
by the above algorithm. This algorithm clearly runs in time polynomial in |C|.
Using the preceding lemma we can determine whether a given rigid circuit is symmetric
by computing the set of automorphisms induced by transpositions of the universe. If an
induced automorphism fails to exist the circuit cannot be symmetric. Otherwise, it must
be symmetric because such transpositions generate the symmetric group. If the circuit is
symmetric, the coarsest supporting partitions and orbits of each gate can be determined by
examining the transitive closure of the action of the automorphisms induced by transposi-
tions on the universe and the gates, respectively.
Lemma 26. Let C be a rigid (B, τ)-circuit with universe U . There is a deterministic algo-
rithm which runs in time poly(|C|) and decides whether C is symmetric. If C is symmetric
the algorithm also outputs the orbits and coarsest supporting partitions of every gate.
Proof. For all transpositions (uv) ∈ SymU run the algorithm of Lemma 25 to determine the
unique automorphism π(uv) of C induced by (uv), if it exists. Output that C is symmetric
iff every induced automorphism π(uv) exists. This is correct because the set of transposi-
tions generates all of SymU , and therefore the automorphisms π(uv) generate all induced
automorphisms of C.
If C is symmetric, these induced automorphisms also indicate the supporting partitions
and orbits of each gate g. Let P(uv) := {{u, v}}∪w∈U\{u,v} {{w}} be a partition of U . Note
that π(uv) fixes g iff P(uv) supports g. Let P be the partition determined by combining
the partitions P(uv) which support g using E . Proposition 14 implies that P supports g.
Suppose P is not the coarsest partition supporting g. Then, there exists u, v ∈ U which are
not in the same part of P but in the same part of some partition supporting g. But by the
definition of P , π(uv) cannot fix g—a contradiction. Therefore P is the coarsest partition
supporting g.
To compute the orbit of a gate g: Start with S0 := {g}, and for i ≥ 0, compute
Si+1 := Si ∪(uv)∈Sym
U
π(uv)Si. Let S be the least fixed point of this process. We argue that
S = Orb(g). S ⊆ Orb(g), because it consists of gates reachable from g via a sequence of
induced automorphisms of C. S ⊇ Orb(g), because the set of automorphisms induced by
transpositions generate the the group of all induced automorphisms.
Since there are only
(
|U|
2
)
transpositions, and we can determine whether there is an in-
duced automorphism for each transposition in time poly(|C|) and hence determine whether
C is symmetric in time poly(|C|). If C is symmetric the computation of the supports and
orbits of all gates also is computed in time poly(|C|) because each output is completely
determined by the equivalence classes induced by the relations defined by the induced au-
tomorphisms π(uv). Therefore the overall algorithm runs in time poly(|C|).
4.3 Succinctly Evaluating Symmetric Circuits
Let C = (Cn)n∈N be a family of polynomial-size rigid symmetric circuits computing a q-ary
query. Let n0 be a constant sufficient to apply the Support Theorem to Cn for n ≥ n0 and
fix such an n. By Theorem 21, there is a constant bound k so that for each gate g in Cn the
union of all but the largest part of the coarsest partition supporting g, SP(g), has at most k
elements. Moreover, this union is a support of g in the sense of Definition 11. We call it the
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canonical support of g and denote it by sp(g). In this subsection we show that how a gate
g evaluates in Cn with respect to a structure A depends only on how the universe U of the
structure is mapped to the canonical support of g. This allows us to succinctly encode the
bijections which make a gate true (first as injective partial functions and then as tuples).
This ultimately lets us build a fixed-point formula for evaluating Cn—indeed, all symmetric
circuits—in the next subsection.
For any set X ⊆ [n], let UX denote the set of injective functions from X to U . Let
X,Y ⊆ [n] and α ∈ UX , β ∈ UY , we say α and β are consistent, denoted α ∼ β, if for all
z ∈ X ∩ Y, α(z) = β(z), and for all x ∈ X\Y and y ∈ Y \X , α(x) 6= β(y). Recall that any
bijection γ : U → [n] determines an evaluation of the circuit Cn on the input structure A
which assigns to each gate g the Boolean value Cn[γA](g). (Note that γ−1 ∈ U [n].) Let g
be a gate and let Γ(g) := {γ | Cn[γA](g) = 1} denote the set of those bijections which make
g evaluate to 1. The following claim proves that the membership of γ in Γ(g) (moreover,
the number of 1s input to g) depends only on what γ maps to sp(g).
Claim 27. Let g be a gate in Cn with children H. Let α ∈ U sp(g), then for all γ1, γ2 : U →
[n] with γ−11 ∼ α and γ−12 ∼ α,
1. γ1 ∈ Γ(g) iff γ2 ∈ Γ(g).
2. |{h ∈ H | γ1 ∈ Γ(h)}| = |{h ∈ H | γ2 ∈ Γ(h)}|.
Proof. There is a unique permutation π ∈ Symn such that γ1 = πγ2. Moreover, π fixes
sp(g) pointwise, since γ−11 and γ
−1
2 are consistent with α. Since Cn is rigid and symmetric,
π is an automorphism of Cn, and we have that Cn[γ1A](g) = Cn[(πγ1)A](πg). Since π fixes
sp(g) pointwise, we have πg = g and therefore Cn[γ1A](g) = Cn[(πγ1)A](g) = Cn[γ2A](g),
proving part 1. Similarly, for any child h ∈ H we have that Cn[γ1A](h) = Cn[(πγ1)A](πh) =
Cn[γ2A](πh). Since π fixes g, π fixes H setwise. As this establishes a bijection between the
children H that evaluate to 1 for γ1 and γ2, we conclude part 2.
We associate with each gate g a set of injective functions EVg ⊆ U sp(g) defined by
EVg := {α ∈ U sp(g) | ∃γ ∈ Γ(g) ∧ α ∼ γ−1} and note that, by Claim 27, this completely
determines Γ(g). We can use the following claim to recursively construct EVg for all gates
in C.
Claim 28. Let g be a gate in C with children H. Let α ∈ U sp(g), then for all γ : U → [n]
with γ−1 ∼ α,
|{h ∈ H | γ ∈ Γ(h)}| =
∑
h∈H
|Ah ∩ EVh|
|Ah| , (8)
where for h ∈ H, Ah := {β ∈ U sp(h) | α ∼ β}.
Proof. We have,
|{h ∈ H | γ ∈ Γ(h)}| · |{δ ∈ U [n] | δ ∼ α}|
=
∑
{δ∈U [n] | δ∼α}
|{h ∈ H | δ−1 ∈ Γ(h)}|
=
∑
h∈H
∑
{δ∈U [n] | δ∼α}
|{δ−1 ∈ Γ(h)}|
=
∑
h∈H
∑
β∈Ah
∑
{δ∈U [n] | δ∼α∧δ∼β}
|{δ−1 ∈ Γ(h)}|
=
∑
h∈H
∑
β∈Ah
|{β ∈ EVh}| · |{δ ∈ U [n] | δ ∼ α ∧ δ ∼ β}|
(9)
where the first equality follows from Claim 27 Part 2, the second by linearity of addition (note
that |{δ−1 ∈ Γ(h)}| ∈ {0, 1}), the third by the definitions of ∼ and Ah, and the fourth by the
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definition of EVh. Observing that |{δ ∈ U [n] | δ ∼ α ∧ δ ∼ β}|/|{δ ∈ U [n] | δ ∼ α}| = 1|Ah| ,
we conclude that
|{h ∈ H | γ ∈ Γ(h)}| =
∑
h∈H
∑
{β∈Usp(h) | β∼α}
|{β ∈ EVh}|
|Ah| =
∑
h∈H
|Ah ∩ EVh|
|Ah| .
Note that implicit in the claim is that the r.h.s. side of (8) is integral.
Since [n] is linearly ordered, X ⊆ [n] inherits this order and we write ~X for the ordered
|X |-tuple consisting of the elements of X in the inherited order. For α ∈ UX we write
~α ∈ U ~X to indicate the tuple α( ~X). Observe that this transformation is invertible. This
allows us to succinctly encode such injective functions as tuples over U and, further, to
write relational analogs of the sets of injective functions we considered before, e.g., ~EVg :=
{~α | α ∈ EVg}. Using Claim 28 is it easy to recursively define ~EVg over Cn.
• Let g be a constant input gate, then sp(g) is empty. If Σ(g) = 0, then Γ(g) = ∅ and
~EVg = ∅. Otherwise Σ(g) = 1, then Γ(g) is all bijections and ~EVg = {〈〉}, i.e., the set
containing the empty tuple.
• Let g be a relational gate with Σ(g) = R ∈ τ , then sp(g) is the set of elements in the
tuple ΛR(g). By definition we have ~EVg = {~α ∈ U ~sp(g) | α(ΛR(g)) ∈ RA}.
• Let Σ(g) = AND and consider ~α ∈ U ~sp(g). By Claim 28, ~α ∈ ~EVg iff ~Ah = ~EVh for
every child h of g, i.e., for every child h and every β ∈ U sp(h) with α ∼ β, we have
~β ∈ ~EVh.
• Let Σ(g) = OR and consider ~α ∈ U ~sp(g). By Claim 28, ~α ∈ ~EVg iff there is a child h
of g where ~Ah ∩ ~EVh is non-empty, i.e., for some child h of g and some β ∈ U sp(h)
with α ∼ β, we have ~β ∈ ~EVh.
• Let Σ(g) = NOT and consider ~α ∈ U ~sp(g). The gate g has exactly one child h.
Claim 28 implies that ~α ∈ ~EVg iff ~Ah 6= ~EVh, i.e., for some β ∈ U sp(h) with α ∼ β,
we have ~β 6∈ ~EVh.
• Let Σ(g) = MAJ and consider ~α ∈ U ~sp(g). Let H be the set of children of g and let
Ah := {β ∈ U sp(h) | β ∼ α}. Then Claim 28 implies that ~α ∈ ~EVg if, and only if,
∑
h∈H
| ~Ah ∩ ~EVh|
| ~Ah|
≥ |H |
2
. (10)
From ~EV we can recover the q-ary query Q computed by Cn on the input structure A
because the support of an output gate g is exactly the set of elements in the marking of g
by ΛΩ. In particular:
Q = {a ∈ U q | ∃g ∈ G, ~α ∈ ~EVg such that ΛΩ(α−1(a)) = g}.
For Boolean properties q = 0, and Q = {〈〉} indicates that A has the property and Q = ∅
indicates that it does not.
4.4 Translating to Formulas of FP
Let C = (Cn)n∈N be a P-uniform family of symmetric (B, τ) circuits, where B is either
Bstd or Bmaj. Our aim is to show that there is a formula Q of FP, or FPC in the case of
Bmaj, in the vocabulary τ ⊎ {≤} such that for any n and τ -structure A over a universe U
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with |U | = n, the q-ary query defined by Cn on input A is defined by the formula Q when
interpreted in the structure A≤ := A ⊎ 〈[n],≤〉.
Since C is P-uniform, by the Immerman-Vardi theorem and Lemma 24, we have an FP
interpretation defining a rigid symmetric circuit equivalent to Cn—that we also call Cn—
over the number sort of A≤, i.e., a sequence Φ := (φG, φW , φΩ, (φs)s∈B⊎τ⊎{0,1}, (φΛR)R∈τ )
of formulas of FP(≤) that define the circuit when interpreted in 〈[n],≤〉. Note that Cn is
defined over the universe [n]. Let t be the arity of the interpretation, i.e., φG defines a t-ary
relation G ⊆ [n]t. If n is less than n0, the length threshold for applying the support theorem,
Cn can be trivially be evaluated by a FP formula which quantifies over all (constantly-many)
bijections from the point sort of A≤ to the number sort of A≤ and then directly evaluates
the circuit with respect to the bijection. Thus we only need to consider the case when
n ≥ n0, and are able to use the recursive construction of ~EV from the last subsection along
with a constant bound k on the size of the gate supports in Cn.
A small technical difficulty arises from the fact that we want to define the relation ~EVg
inductively, but these are actually relations of varying arities, depending on the size of
sp(g). For the sake of a uniform definition, we extend ~EVg to a k-ary relation for all g
by padding it with all possible values to obtain tuples of length k. If |sp(g)| = ℓ, define
EVg = {(a1 · · · ak) | (a1 · · · aℓ) ∈ ~EVg and ai 6= aj for i 6= j}.
Define the relation V ⊆ [n]t × Uk by V (g, a) if, and only if, a ∈ EVg. Our aim is to
show that the relation V is definable by a formula of FP. Throughout this subsection we
use µ and ν to indicate t-tuples of number variables which denote gate indexes in [n]t, and
use the k-tuples of point variables x = (x1, . . . , xk) and y = (y1, . . . , yk) to denote injective
functions that have been turned into tuples and then padded.
By Lemma 26 and invoking the Immerman-Vardi theorem again, we have a formula supp
such that 〈[n],≤〉 |= supp[g, u] if, and only if, 〈[n],≤〉 |= φG[g] (i.e., g is a gate of Cn as
defined by the interpretation Φ) and u is in sp(g). We use supp to define some additional
auxiliary formulas. First we define, for each i with 1 ≤ i ≤ k a formula suppi such that
〈[n],≤〉 |= suppi[g, u] if, and only if, u is the ith element of ~sp(g). These formulas can be
defined inductively as follows, where η is a number variable
supp1(µ, η) := supp(µ, η) ∧ ∀χ(χ < η)→ ¬supp(µ, χ)
suppi+1(µ, η) := supp(µ, η) ∧ ∃χ1(χ1 < η ∧ suppi(µ, χ1)
∧ ∀χ2[(χ1 < χ2 < η)→ ¬supp(µ, χ2)]).
We now define a formula agree(µ, ν, x, y) so that for a structureA, A≤ |= agree[g, h, a, b]
if, and only if, α ∼ β for ~α ∈ U ~sp(g), ~β ∈ U ~sp(h) that are the restrictions of the k-tuples a
and b to the length of ~sp(g) and ~sp(h) respectively.
agree(µ, ν, x, y) :=
∧
1≤i,j,≤k
(∀η(suppi(µ, η) ∧ suppj(ν, η))→ xi = yj)∧
(∀η1η2(suppi(µ, η1) ∧ suppj(ν, η2) ∧ xi = yj)→ η1 = η2)
With these, we now define a series of formulas (θs)s∈B⊎τ⊎{0,1}(µ, x) corresponding to
the various cases of the construction of the relation ~EVg from Section 4.3. In these, V is a
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relational variable for the relation being inductively defined.
θ0(µ, x) := false
θ1(µ, x) :=
∧
1≤i<j≤k
xi 6= xj
θR(µ, x) :=
∧
1≤i<j≤k
xi 6= xj ∧ ∃z1 · · · zr∃η1 · · · ηrR(z1, . . . , zr) ∧ φΛR(µ, η)∧∧
1≤i≤r
∧
1≤j≤k
(suppj(µ, ηi)→ zi = xj)
θOR(µ, x) :=
∧
1≤i<j≤k
xi 6= xj ∧ ∃ν∃y(W (ν, µ) ∧ agree(µ, ν, x, y)) ∧ V (ν, y))
θAND(µ, x) :=
∧
1≤i<j≤k
xi 6= xj ∧ ∀ν∀y(W (ν, µ) ∧ agree(µ, ν, x, y))→ V (ν, y))
θNOT(µ, x) :=
∧
1≤i<j≤k
xi 6= xj ∧ ∀ν∀y(W (ν, µ) ∧ agree(µ, ν, x, y))→ ¬V (ν, y))
To define θMAJ we start with some observations. We wish to formalise Equation 10, but
there are a few complications. The relation k-ary EVh we are defining inductively is the
result of padding ~EVh with all tuples of k − |sp(h)| distinct elements. Thus the number of
elements in EVh is | ~EVh| · (n−|sp(h)|)!(n−k)! . Similarly, for any fixed g, h and a, if we write Ah
for the set of tuples b satisfying agree(g, h, a, b), then |Ah| = | ~Ah| · (n−|sp(h)|)!(n−k)! . Finally, the
tuples in Ah ∩ EVh are exactly those obtained by padding tuples in ~Ah ∩ ~EVh to length k
and there are therefore | ~Ah ∩ ~EVh| · (n−|sp(h)|)!(n−k)! many of these. Thus, |
~Ah∩ ~EVh|
| ~Ah|
= |Ah∩EVh|
|Ah|
and it suffices to compute the latter. Observe that | ~Ah| and |Ah| are completely determined
by |sp(g)|, |sp(h)| and |sp(g) ∩ sp(h)|. We avoid dealing explicitly with fractions by noting
that for any gate h, the sum
∑
h′∈Orb(h)
| ~A
h′
∩ ~EV
h′
|
| ~A
h′
|
is an integer (by an argument analogous
to Claim 28). Since |Ah′ | is the same for all h′ ∈ Orb(h), it suffices to compute the sum of
|Ah′ ∩ EVh′ | for all h′ with a fixed size of |Ah| and then divide the sum by |Ah|. This is
what we use to compute the sum on the l.h.s. of Equation 10.
For any fixed i and j with 0 ≤ i ≤ j ≤ k, define the formula overlapij(µ, ν) so that
A≤ |= overlapij [g, h] iff |sp(h)| = j and |sp(g) ∩ sp(h)| = i. This formula can be defined
in FO.
Using k-tuples of number variables in FPC we can represent natural numbers less than
nk. We assume, without giving detailed construction of the formulas involved, that we
can define arithmetic operations on these numbers. In particular, we assume we have for
each i, j as above a formula asizeij(µ, ξ), with ξ a k-tuple of number variables, such that
A≤ |= asizeij [g, e] iff e = |Ah| for any gate h with |sp(h)| = j and |sp(g) ∩ sp(h)| = i.
Using this, we define the formula numij(µ, x, ξ), with ξ a k-tuple of number variables,
so that A≤ |= numij [g, a, e] iff e is the number of gates h with A≤ |= overlapij [g, h] which
are made true by some bijection that assigns the tuple a to sp(g). This formula is given by
numij(µ, x, ξ) := ∃ξ1ξ2 asizeij(µ, ξ1)∧
ξ2 = #νy(W (ν, µ) ∧ overlapij(µ, ν) ∧ V (ν, y) ∧ agree(µ, ν, x, y))∧
ξ · ξ1 = ξ2.
Now we can define the required formula θMAJ by
θMAJ(µ, x) :=
∧
1≤i<j≤k
xi 6= xj ∧ ∃ξ(2 · ξ ≥ #νW (ν, µ)) ∧ ξ =
∑
0≤i≤j≤k
{ξ′ | numij(µ, x, ξ′)},
where the sum inside the formula is to be understood as shorthand for taking the sum over
the bounded number of possible values of i and j.
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Now, we can define the relation V ⊆ [n]t × Uk given by V (g, a) if, and only if, a ∈ EVg
by the following formula
θ(µ, x) := [ifpV,νy
∨
s∈B⊎τ⊎{0,1}
(φs(µ) ∧ θs(ν, y))](µ, x).
The overall q-ary output query computed by the circuit is given by the following formula
derived from final the construction in the last subsection
Q(z1, . . . , zq) := ∃µxν1 · · · νqη1 · · · ηk[θ(µ, x) ∧ φΩ(ν1, . . . , νq, µ)∧∧
1≤i≤k
(suppi(µ, ηi) ∨ ∀η[¬suppi(µ, η)])∧
∧
1≤i≤k
∧
1≤j≤q
([suppi(µ, ηi) ∧ xi = zj]→ νj = ηi)∧
∧
1≤j≤q
∨
1≤i≤k
(xi = zj ∧ suppi(µ, ηi))]
(11)
where the purpose of the last three lines is to invert the injective function encoded in x and
then apply it to zi to produce νi; in particular: the second line puts the ordered support of
µ into η1, . . . , ηk, the third line defines the map from zi to νi, and the fourth line insures
that this map covered all coordinates of zi.
Note that this is a formula of FP + ≤ if B is the standard basis and a formula of FPC
if B is the majority basis. Moreover, if the family C = (Cn)n∈N of symmetric circuits is
not P-uniform, but given by an advice function Υ, the construction gives us an equivalent
formula of FP + Υ (for the standard basis) or FPC +Υ (for the majority basis). This may
be formalised as follows.
Lemma 29.
1. Any relational query defined by a P-uniform family of circuits over the standard basis
is definable in FP +≤.
2. Any relational query defined by a P-uniform family of circuits over the majority basis
is definable in FPC.
3. Any relational query defined by a P/poly-uniform family of circuits over the standard
basis is definable in FP +Υ, for some advice function Υ.
5 Consequences
Formulas of FP+≤ can be translated into P-uniform families of symmetric Boolean circuits
by standard methods and similar translations hold for FPC and FP + Υ. This combined
with Lemma 29 proves our main theorem.
Theorem 30 (Main). The following pairs of classes define the same queries on structures:
1. Symmetric P-uniform Boolean circuits and FP +≤.
2. Symmetric P-uniform majority circuits and FPC.
3. Symmetric P/poly-uniform majority circuits and FPC+Υ.
One consequence is that properties of graphs which we know not to be definable in FPC
are also not decidable by P-uniform families of symmetric circuits. The results of Cai-Fu¨rer-
Immerman [2] give graph properties that are polynomial-time decidable, but not definable
in FPC. Furthermore, there are a number of NP-complete graph problems known not to
be definable in FPC, including Hamiltonicity and 3-colourability (see [3]). Indeed, all these
19
proofs actually show that these properties are not even definable in the infinitary logic with
a bounded number of variables and counting (Cω∞ω—see [8]). Since it is not difficult to show
that formulas of FPC +Υ can be translated into Cω∞ω, we have the following.
Corollary 31. Hamiltonicity and 3-colourability of graphs are not decidable by families of
P/poly-uniform symmetric majority circuits.
6 Coherent and Locally Polynomial Circuits
In this section we discuss connections with the prior work of Otto [9]. Otto studies rigid
symmetric Boolean circuits deciding Boolean properties of structures and gives uniformity
conditions on such families that characterise bounded-variable fragments of finite and in-
finitary first-order logic. Otto defines two properties to establish his notion of uniformity.
The first property is called coherence; informally, a circuit family (Cn)n∈N is coherent if Cn
appears as a subcircuit of all but finitely many of the circuits at larger input lengths.
Definition 32 (Coherence). Let C := (Cn)n∈N be a family of rigid symmetric (Bstd, τ)-
circuits computing a Boolean function. The circuit Cn embeds into the circuit Cm with
m > n if there is a subcircuit of Cm which is isomorphic to Cn. An embedding is complete
if its images are exactly those gates of Cm which are fixed by Sym[m]\[n]. The circuit family
C is coherent if for each n ∈ N, Cn completely embeds into Cm for all large enough m > n.
The second property is locally polynomial; informally, a circuit family is locally polyno-
mial if the size of the orbit of every wire is polynomially bounded.
Definition 33 (Locally Polynomial). A rigid circuit family (Cn)n∈N is locally polynomial
of degree k if there is a k ∈ N such that each Cn and every subset S ⊆ [n], the size of the
orbit of every wire with respect to the automorphisms of the circuit induced by SymS at most
|S|k.
The main result of [9, Theorem 6] establishes an equivalence between coherent locally-
polynomial (of degree k) families of rigid symmetric (Bstd, τ)-circuits computing Boolean
functions on fin[τ ] and infinitary first-order logic with k variables. It should be noted that
in Otto’s definition of circuit families the individual circuits in the family may themselves
be infinite, as the only size restriction is on the orbits of gates. The theorem also shows that
if the circuit families are also constant depth they correspond to the fragment of first-order
logic with k variables.
The common restriction of notions of uniformity we consider in this paper is that the cir-
cuits have size polynomial in their input length. If we restrict ourselves to locally-polynomial
coherent symmetric families where the individual circuits are finite, we can use the Support
Theorem (Corollary 23) to establish a direct connection with polynomial-size symmetric
circuit families, formally stated in the following proposition.
Proposition 34. Let C := (Cn)n∈N be a family of rigid symmetric Boolean circuits.
1. If C is a locally-polynomial coherent family, then C is polynomial size.
2. If C is polynomial size, then C is locally polynomial.
Proof. We prove the two parts separately.
Part 1. Suppose to the contrary that Cn has s(n) = ω(poly(n)) gates. Because C is locally
polynomial the Support Theorem gives a bound k ∈ N on the size of the support of gates
in C. Take m ∈ N such that Cm is a circuit such that Ck completely embeds into Cm
and s(k) ·mk < s(m), such m exists because C is coherent and s is super polynomial. By
symmetry and averaging there are at least s(m)
mk
gates of Cm whose supports are drawn from
[k]. These gates are necessarily fixed by Sym[m]\[k]. Since the embedding is complete, Ck
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maps onto at least these gates. But this is a contradiction because s(k) < s(m)
mk
. Thus C has
polynomially many gates.
Part 2. If C has polynomially many gates then the Support Theorem immediately implies
that the supports of all gates in C is bounded by some k ∈ N. Therefore for every S ⊆ [n]
and every wire in Cn ∈ C has its orbit size bounded by |S|2k. This is exactly the definition
of locally polynomial.
Since there are properties definable in an infinitary logic with finitely many variables
that are not decidable by polynomial-size circuits, it follows from the above proposition
that the use of infinite circuits is essential in Otto’s result.
Proposition 34 implies that all uniform circuit families we consider are locally polynomial.
However, it does not establish an equivalence between a circuit family having polynomially
many gates and being locally polynomial and coherent. Indeed there are Boolean circuit
families uniformly definable in FO+≤ that are not coherent. To see this observe that such
circuit families may include gates that are completely indexed by the number sort and hence
are fixed under all automorphisms induced by permutations of the point sort. Moreover the
number of such gates may increase as a function of input length. However, because coherence
requires that complete embedding exist, the number of gates in each circuit of a coherent
family that are not moved by any automorphism must be identical. Thus there are uniform
circuits that are not coherent.
Consider weakening the definition of coherence to require only that an embedding exists
but not that the embedding is complete, and call this partial coherence. One can show
that any relation which can be computed by a Boolean circuit family uniformly definable in
FO+≤ can also be computed by a partially coherent Boolean circuit family with the same
uniformity by appropriately creating copies of circuits relativised for all shorter lengths. We
omit any formal discussion of this construction.
7 Future Directions
One of the original motivations for studying symmetric majority circuits was the hope that
they had the power of choiceless polynomial time with counting (CPTC) [1], and that,
perhaps, techniques from circuit complexity could improve our understanding of the rela-
tionship between CPTC and the invariant queries definable in polynomial-time. However,
because FPC ( CPTC [4], our results indicate that symmetry is too much of restriction on
P-uniform circuit families to recover CPTC.
A natural way to weaken the concept of symmetry is to require only that induced au-
tomorphisms exist only for a certain subgroup of the symmetric group. This interpolates
between our notion symmetric circuits and circuits on linearly-ordered structures, with the
latter case occurring when the subgroup is the identity. An easier first step may be to
consider the action on structures with a finite number of disjoint sorts and require only
that automorphisms be induced by permutations which preserve the sorts, e.g., structures
interpreting Boolean matrices whose rows and columns are indexed by disjoint sets.
The Support Theorem is a fairly general statement about the structure of symmetric
circuits and is largely agnostic to the particular semantics of the basis. To that end the
Support Theorem may find application to circuits over bases not consider here. The Support
Theorem can be applied to arithmetic circuits computing invariant properties of matrices
over a field; e.g., the Permanent polynomial is invariant and one standard way to compute
it is as a symmetric arithmetic circuit, i.e., Ryser’s formula [10]. Finally, the form of the
Support Theorem can, perhaps, be improved as the particular upper bound required on the
orbit size does not appear to be fundamental to the conclusion of the Support Theorem.
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